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Abstract
Purpose – The purpose of this paper is to develop an efficient numerical algorithm for the
self-consistent solution of Schrodinger and Poisson equations in one-dimensional systems. The goal is
to compute the charge-control and capacitance-voltage characteristics of quantum wire transistors.
Design/methodology/approach – The paper presents a numerical formulation employing a
non-uniform finite difference discretization scheme, in which the wavefunctions and electronic energy
levels are obtained by solving the Schro¨dinger equation through the split-operator method while a
relaxation method in the FTCS scheme (“Forward Time Centered Space”) is used to solve the
two-dimensional Poisson equation.
Findings – The numerical model is validated by taking previously published results as a benchmark
and then applying them to yield the charge-control characteristics and the capacitance-voltage
relationship for a split-gate quantum wire device.
Originality/value – The paper helps to fulfill the need for C-V models of quantum wire device. To do
so, the authors implemented a straightforward calculation method for the two-dimensional electronic
carrier density n(x,y). The formulation reduces the computational procedure to a much simpler
problem, similar to the one-dimensional quantization case, significantly diminishing running time.
Keywords Semiconductors, Quantum wires, Transistors, Capacitance-voltage characteristics,
Non-uniform finite-differences, One-dimensional systems
Paper type Research paper
1. Introduction
The possibility of spatially confining electrons in extremely thin layers by using
semiconductor heterostructures has attracted a great deal of attention in recent years
because this confinement profoundly changes the energy spectra of electrons thereby
altering electrostatic, transport and optical properties of the materials and opens new
avenues for the design of optoelectronic and electronic devices. Several of those novel
devices are based on modulation-doped heterojunctions, in which the electrons are
restricted to move freely in only two dimensions, giving rise to a two-dimensional
electron gas (2DEG) (Figure 1(a)). This configuration forms the basic building block of
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semiconductor superlattice, Figure 1(b), as originally proposed by Esaki and Tsu
(1970). Superlattices were investigated in many research papers, due to their unusual
physical properties, which are not available in bulk semiconductors. Further attention
has been motivated by the enhanced transport properties of the 2DEG formed at a
modulation-doped heterointerface, where the inversion layer is quantized in the growth
direction. Already in the early 1990s high electron mobility transistors (HEMTs) based
on this principle displayed power amplification well above 100 GHz with outstanding
noise performance.
Considering a HEMT epitaxial structure and imposing quantization in one more
direction, by means of an additional degree of confinement, it is possible to create a
one-dimensional electron gas (1DEG). For instance, the use of an external electrostatic
potential, provided through metallic split gates, completely depletes the 2DEG beneath
those gate contacts, leaving a narrow quantum wire channel and yielding a 1DEG
(Figure 1(c)). The configuration can be better understood analyzing the field lines shown
in Figure 2, illustrating the electrostatic confinement. These so-called quantum wires
were first proposed by Sakaki (1980), and can be alternatively fabricated by electron
beam lithography followed by several steps of wet etching (Matsui, 1997; Figure 3). Based
on those concepts, but using holographic lithography techniques, a research group from
Figure 1.
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GIST in South Korea experimentally demonstrated a 27 parallel-channel multi-quantum
wire gate device with good performance (Lee et al., 2005).
At this point, it is worth mentioning that there are two main families of quantum
wires described in the literature. The first of them is the main focus of our work, the
planar 1D structures obtained by electrostatic confinement of a 2DEG, as discussed
above, studied since the 1990s. The second family is frequently referred to as
nanowires (Hayden et al., 2008; Bjo¨rk et al., 2002). Currently, there has been a strong
research effort to grow those vertical nanowires (or nanowhiskers, as they are also
called), often on the basis of a stochastic self-assembly bottom-up process known as
vapor-liquid-solid (VLS) (Hiruma et al., 1991). By using the VLS technique, in which the
critical device dimensions can be defined without the use of sophisticated lithography,
vertical nanowire MOS transistors have been successfully fabricated in a wrap-gate
configuration, using a high-K dielectric material to surround the nanowire (Thelander
et al., 2008).
Nevertheless, quantum wires resulting from electrostatic confinement, the first
family mentioned above, are still the focus of wide interest. For example, in 2005,
Figure 2.
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studies of quantum wire transistors in the nonlinear transport regime, conducted by
Worschech et al. (2005) demonstrated how wet etched quantum wires based on
modulation-doped GaAs/AlGaAs heterostructures can be used to build Y-branch
switches and logical NAND gates. Also during the last few years, Yang et al. (2006,
2009) investigated manufacturability issues of split-gate structures for the creation of
quantum devices, such as quantum point contacts, quantum wires, quantum dots
(Figure 1(d)). Very recently, Wensorra et al. (2009), reported a nanocolumn resonant
tunneling transistor in which a electrostatic field around the nanocolumn induces a
quantum collimation effect to improve the resonance characteristics, including
peak-to-valley ratio.
From the point of view of theoretical modeling, full understanding and performance
optimization of split-gate quantum wires devices based on electrostatic confinement
requires the self-consistent solution of the Poisson and Schro¨dinger equations
(Tan et al., 1990), in rectangular coordinates, taking into account the 2D quantization to
obtain the electronic energy levels and electrostatic charge distribution within the
device. Since the seminal work by Laux and Stern (1986) the literature registers several
approaches to compute the electronic states and charge density in 1D systems, both
from academia and industry. However, although there are indeed many papers dealing
with self-consistent calculations in quantum wires structures, capacitance-voltage
(C-V) and charge-control characteristics of quantum wire transistors are not often
reported in the literature, with very few exceptions (Jovanovic and Leburton, 1993).
This lack is partially because C-V characteristics can be very cumbersome to
compute since they require a self-consistent calculation of the electronic carrier
concentration in a 1DEG, calculation which must be repeated several times, for a very
large number of distinct bias points within the voltage range of interest. As an
alternative to speed up those calculations, in the present work we implemented an
efficient numerical formulation within a non-uniform finite difference discretization
scheme (Tan et al., 1990), in which the wavefunctions and electronic energy levels are
obtained by solving the Schro¨dinger equation through the split-operator method
(Degani and Leburton, 1991) extended here for quantum wire (1DEG) structures.
A relaxation method in the forward time centered space (FTCS) scheme (Garcia, 2000)
is used to solve the 2D Poisson equation and we propose a straightforward method for
the calculation of the electronic concentration density, thereby diminishing
computational effort and running time.
The outline of the paper is given as follows: the detailed numerical formalism is
presented in Section 2, specifically focusing on the numerical calculation of the
electronic concentration density n(x, y) and gate capacitance. Next, in Section 3,
the formulation is validated against well-known benchmark results from the literature
(Snider et al., 1990; Laux et al., 1988). In Section 2 the method is applied to yield the
electrostatic charge distribution, C-V characteristics and charge-control relationship of
a proposed quantum wire transistor, based on the split-gate configuration. Section 4
concludes the paper.
2. Numerical formulation
1. General method
The modeling of the C-V characteristics for quantum wire devices presented here is
based on the effective mass approximation, where the electron wavefunction is taken
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as the product of a Bloch function and an envelope function, C(x, y), solution of the 2D
time-independent Schro¨dinger equation, which can be generalized as:
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m *ðx; yÞ
›
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aðx; yÞ
 
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2
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 
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þ Vef ðx; yÞCðx; yÞ ¼ ECðx; yÞ
ð1Þ
where x is the direction perpendicular to the epitaxial layers, y is the longitudinal
direction, h is the reduced Planck constant, m *(x, y) and a(x, y) are, respectively, the
position-dependent effective mass and lattice constant in the growth direction.
The general Hamiltonian as proposed in equation (1) is specifically tailored to deal with
strained heterostructures (Manzoli et al., 1998). The kinetic energy operator was
originally suggested by Einevoll (1990), while the effective potential operator Vef is
given as the sum of four terms according to Luttinger-Kohn (1955) formulation
(Laux and Stern, 1986):
Vef ðx; yÞ ¼ DECðx; yÞ2 qV ðx; yÞ þ C1ð1xx þ 1yy þ 1zzÞ þ Vxcðx; yÞ: ð2Þ
In equation (2) DEC represents the conduction-band edge potential of the undoped
structure, i.e. the band-diagram discontinuities and V(x, y) is the Hartree term due
to the electrostatic potential. For completeness, we have also included an
exchange-correlation term, Vxc(x, y), while the strain caused by lattice mismatch due,
for example, to the insertion of an InGaAs pseudomorphic layer in between the
AlxGa12xAs/GaAs heterojunction can be account for by the third term of the right side
of equation (2). In this term, C1 is the conduction-band deformation potential and 1xx,
1yy and 1zz are the strain components (Manzoli et al., 1998).
The Poisson equation, which yields the Hartree term, is given by:
›
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 
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 
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¼ 2 q
10
Nþd ðx; yÞ2 N2a ðx; yÞ2 nðx; yÞ
 
; ð3Þ
where q is the electronic charge, 10 is the dielectric permittivity in vacuum, k(x, y) is the
position-dependent dielectric constant of the semiconductor, Nþd ðx; yÞ is the ionized
donor concentration, N2a ðx; yÞ is the ionized non-intentional background acceptor
concentration and n(x, y) is the free-electron concentration in the conduction band
(the free hole concentration has been neglected). We write n(x, y) in terms of the
electronic eigenfunctions Ci(x, y), as:
nðx; yÞ ¼
Xi
k¼0
C*k ðx; yÞCkðx; yÞ £
Z 1
Ek
ﬃﬃﬃﬃﬃﬃﬃﬃﬃ
2m *
p
p 
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
E 2 Ek
p dE
1 þ exp E 2 Ekð Þ=kBT
   ð4Þ
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where kB is the Boltzmann constant, T is the absolute temperature, EF is the
Fermi-level energy and Ek represents the kth eigenvalue. Summation is carried out over
all i subbands. The ionized donor concentration, Nþd ðx; yÞ; is described by:
Nþd ðx; yÞ ¼
Ndðx; yÞ
1 þ g:e EF2Edð Þ=kT ; ð5Þ
where Nd(x, y) is the position-dependent donor concentration, g is the donor-level spin
degeneracy factor, taken as equal to 2, and Ed is donor ionization energy, which is
taken as Ed ¼ 50 meV.
The Fermi-level position EF is computed from the usual charge neutrality condition
and the above formulation (equations (1)-(5)) must be solved self-consistently in real
space. Specifically, the eigenstates of the Schro¨dinger equation are numerically
calculated by using a split-operator method through a non-uniform finite difference
discretization scheme (Manzoli et al., 1998), under the boundary conditions that the
wavefunction must vanish at the substrate, metal contacts and semiconductor-air
interfaces. Meanwhile, the 2D Poisson equation is solved by using the relaxation
method in the FTCS scheme (Garcia, 2000), with a non-uniform mesh. The boundary
conditions for the Poisson equation are given by the applied bias voltages as well as by
the position of the conduction band with respect to the equilibrium Fermi level. It is
also worth saying that our simulations were carried out by calibrating the surface
potential, due to surface states causing Fermi-level pinning at the semiconductor-air
interface, in such way that our quantum-mechanical simulator yielded the measured
value of carrier concentration in a specific layer sequence (Peatman et al., 1991).
2. Numerical calculation of the electronic concentration density n(x, y) and gate
capacitance
To compute the capacitance, the first step is the self-consistent calculation the
electronic concentration density n(x, y) which is carried out by means of a change of
variables in equation (4), calling:
x ¼ E 2 Ek
kBT
The integral which defines the carrier distribution in equation (4) can then be
rewritten as:Z 1
Ek
1ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
E 2 Ek
p dE½1 þ expððE 2 EkÞ=kBTÞ ¼
Z 1
a¼ðE2Ek=kBTÞ
1ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
kBTx
p kBTdx
1 þ ex
¼
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
ðkBTÞ
p Z 1
a
1ﬃﬃ
x
p dx
1 þ ex
ð6Þ
Replacing equation (6) in equation (4) one obtains:
nðx; yÞ ¼
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
2m *kBT
p
p
Xi
k¼0
C*k ðx; yÞCkðx; yÞ £
Z 1
ðEk2EF=kBTÞ
1ﬃﬃ
x
p dx
1 þ ex
Next, if we call nk the electronic concentration in each subband k:
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nk ¼
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2m *kBT
p
p
Z 1
a
1ﬃﬃ
x
p dx
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Equation (4) can be recast as:
nðx; yÞ ¼
Xi
k¼0
C*k ðx; yÞCkðx; yÞnk ð8Þ
Equation (6) is often solved in terms of Fermi-Dirac integrals (Trellakis et al., 1997). Here
we propose an alternative and straightforward method, as follows. Specifically, using
the mean value theorem, the integral of equation (7) can be written as:Z b¼1
a
1ﬃﬃ
x
p dx
1 þ ex ¼
1ﬃﬃ
j
p
Z 1
a
dx
1 þ ex : ð9Þ
where the constant j can be also found using the same theorem, by applying the
definition:
f 0ðjÞ ¼ f ðbÞ2 f ðaÞ
b2 a
It results:
f 0ðjÞ ¼
ﬃﬃ
b
p ð1 þ ebÞ 212 ﬃﬃﬃap ð1 þ eaÞ 21
b2 a
and taking the limit:
b!1lim ½f
0ðjÞ ¼ 0
One gets:
f 0ðjÞ ¼ 0
On the other hand:
f 0ðjÞ ¼ 2 j
23=2ð1 þ e jÞ1
2
2 j21=2e jð1 þ e jÞ22 ¼ 0:
Then, one can find j by using a straightforward numerical technique such as the
Newton-Raphson method. It results j ¼ 0.84540, then:
1ﬃﬃ
j
p ¼ 1:08759 ð10Þ
and the integral in equation (9) becomes:
Z 1
ðEk2EF=kBTÞ
dx
1 þ ex ¼ ln 1 þ exp
EF 2 Ek
kBT
  
ð11Þ
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Replacing equations (10) and (11) into equation (9) and then into equation (7) one writes
the electronic density n(x, y), as:
nðx; yÞ ¼
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
2m *kBT
p
ph
1ﬃﬃ
j
p
Xi
k¼0
C*k ðx; yÞCkðx; yÞ £ ln 1 þ exp
EF 2 Ek
kBT
  
ð12Þ
reducing the calculation to a much simpler problem, similar to the unidimensional
quantization case (Manzoli et al., 1998). Finally, our theoretical C-V profile was computed
by using a quasi-static approach, in which the gate capacitance per unit area is given by
the total charge variation caused by a small voltage change around a given bias point.
Therefore, defining the total electron density ns as:
ns ¼
Z
nðx; yÞdxdy; ð13Þ
the gate capacitance of the quantum wire transistor is given by:
C ¼ q dns
dVg


where Vg is the gate voltage.
3. Simulation results
Our theoretical predictions were compared to the results obtained by Snider et al.
(1990), as well as by Laux et al. (1988), for validation purposes. Although our
theoretical formulation is not restricted to a particular quantum wire geometry, those
references were taken as benchmarks to validate our numerical formulation. The first
case is a quantum wire defined by a mesa structure (Snider et al., 1990), while the
second is a split-gate configuration over a AlGaAs/GaAs heterostructure (Laux et al.,
1988). Both cases deal with a matched lattice constant throughout the heterostructure,
reducing the Hamiltonian presented in equation (1) to a much simpler form:
2
2
2
d
dx
1
m *
d
dx
 
2
d
dy
1
m *
d
dy
 	 

þ Vef ðx; yÞ
( )
£Cðx; yÞ ¼ ECðx; yÞ ð14Þ
Also, considering the approximations to a heterostructure without strain and ignoring
exchange-correlation effects, which are expected to change our results only slightly
(Laux et al., 1988), the effective potential Vef reduces to:
Vef ðx; yÞ ¼ DECðx; yÞ2 qV ðx; yÞ: ð15Þ
The material parameters used in simulations for the heterostructures investigated here
are listed in Table I, according to Adachi (1985). In Table I m * and k are the effective
mass and dielectric constant, respectively, and mo is the vacuum electron mass.
1. Validation
1. First case. The heterostructure AlGaAs/GaAs investigated here uses exactly the same
layer structure provided by Snider et al. (1990). From top to bottom the layers are disposed
as shown in Table II, which also includes the parameters used in the simulations.
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The substrate is assumed p-type with an acceptor concentration level ofNa . 1014 cm23.
The width of the mesa is 1,500 A˚. The values used for surface potentialVs are 0.6 eV at the
surface of GaAs and 0.7 eV at the surface of AlGaAs. The temperature was kept at 4.0 K.
Figure 4(a)-(c) shows the results obtained for the potential profiles Veff(x, 0) ¼ Veff(x),
Veff(kxl,y) ¼ Veff( y) and the electronic concentration density n(x, 0) ¼ n(x), respectively,
compared with the results obtained for Snider et al., which can be considered quite
satisfactory.
2. Second case. The structure studied presents a split-gate configuration, with a 0.4mm
gate opening over a conventional GaAs-based heterostructure as shown in Figure 2.
Details are provided by Laux et al. (1988), from which the parameters used in simulations
were taken (Table III). The heterojunction conduction band offset DEC is assumed to be
0.2 eV, and the temperature was kept at 4.2 K. Laux solved the Schro¨dinger-Poisson
equations self-consistently, but the surface charge density, ns, is achieved using MONTE
(Lee et al., 2005), a conventional drift-diffusion solver not considering quantum effects but
with provision for current flow, to find the steady-state values of surface charge density for
various gate voltages and temperatures (Laux et al., 1988).
Figure 5(a) and (b) shows the results for the potential profile, Veff(kxl,y) ¼ V( y),
where kxl is the position for the peak of electron concentration in x-direction, as well as
for electron density concentration, nðkxl; yÞ ¼ nð yÞ, respectively, along the y-direction.
Comparing the results provided by our method, described in Section 2, with those
found in Laux’s paper (Laux et al., 1988), one finds good agreement, as shown in
Figure 5. Inspection of the obtained results indicate that our model was able to
reproduce the general features of the structures studied, and the theoretical results
obtained can be considered quite satisfactory.
It is then worth noticing that our formulation is capable of modeling two distinct
structures, mesa etched and split gate, respectively, just by an appropriate change
adjustment of the boundary conditions. This indicates that the numerical model can be
a useful general purpose tool to optimize the performance of quantum wire transistors,
by providing useful design guidelines. Then, in the following section, the model
is applied to simulate a split-gate transistor configuration, calculating C-V and
charge-control characteristics.
GaAs AlxGa12xAs
m * 0.067 mo (0.067 þ 0.083x) mo
k 13.18 13.18 2 3.12 x
Table I.
Effective mass and
dielectric constant
parameters used in the
simulations
Layers (Al content x ¼ 0.33) Nd (cm23) Thickness
Undoped cap layer GaAs 1018 150 A˚
Si-doped AlxGa12xAs 10
18 200 A˚
Undoped AlxGa12xAs spacer – 50 A˚
Undoped GaAs (quantum well) – 150 A˚
Undoped AlxGa12xAs buffer – 1mm
Semiconductor substrate – –
Table II.
Parameters used in
simulations for the layer
structure concerning the
first case
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Figure 4.
(a) Self-consistent effective
potential profile,
Veff(x, 0) ¼ V(x) in the
growth direction;
(b) self-consistent potential
profile,
Veff ðkxl; yÞ ¼ V ð yÞ;
(c) free electron density
distribution n(x, 0) ¼ n(x)
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2. Investigated system
In this section, we investigate a split-gate configuration for the semiconductor
quantum wire transistor. The basic building block is shown in Figure 6. The device is
based on a split contact configuration over a modulation-doped heterostructure.
The device is essentially a HEMT transistor employing additional split-gate electrodes.
Proper biasing to those contacts will transform the plane of electronic charge located at
the AlGaAs/GaAs into a quantum wire. In other words, a proper reverse bias Vc at the
contact electrodes with respect to the substrate is used to deplete the 2DEG electrons,
leaving a only narrow conducting channel. Therefore, it is possible to define a
one-dimensional (1DEG) quantum wire channel starting from the 2DEG, since the
channel width can be continuously varied by changing the applied contact voltage Vc,
until the desired quantization is reached.
An additional gate contact is then placed between the two split-gate electrodes
(Figure 6). By applying a gate voltage, Vg, the electronic charge density and current
flow across the quantum wire can be controlled and transistor action is achieved. As it
will be shown below, this gate contact is not strictly needed because the contact voltage
Vc will not only change the channel width but alter the electronic concentration into
the channel. Besides, as an alternative to the split-gate configuration, the use of
etching/regrowth (or ion implantation) has been proposed to produce the additional
degree of quantum confinement required to define the quantum wire (Islam and Jain,
1996). However, we selected the geometry shown in Figure 6 because simpler
structures reported in the literature are indeed easier to fabricate but can be considered
particular cases of our proposed device. In addition, from a modeling point of view, the
use of two bias voltages to establish the quantum wire allow for a larger variety of
intriguing simulations.
In our numerical investigation, the layer sequence is the same one used by Laux et al.
(1988), keeping the same typical parameters shown in Table I. The model was first
applied to study the influence of the split-gate contact voltage, Vc, on the self-consistent
potential profile, Veff(kxl,y) ¼ Veff( y), as well as the corresponding electronic
concentration density, nðkxl; yÞ ¼ nð yÞ; as shown in Figure 7. Analyzing the results
shown in Figure 7(a) and (b), we verify that, as expected, when a negative voltage Vc is
applied to the contact electrodes, both the wire thickness and the electron density
decrease. Figure 7(c) shows the peak value of electron density distribution n(x, y) for
several values of contact voltage, Vc, better illustrating the influence of the contact
voltage on this particular quantum wire geometry. The numerical procedure employed
also yields the overall electronic charge density within the wire as a function of the
applied control voltage, as shown in Figure 7(d).
Layers (Al content x ¼ 0.26) Nd (cm23) Thickness
Undoped GaAs 240 A˚
Si-doped AlxGa12xAs 6 £ 1017 360 A˚
Undoped AlxGa12xAs spacer – 100 A˚
Undoped GaAs buffer – 6mm
Semiconductor substrate – –
Table III.
Parameters used in
simulations for the layer
structure concerning the
second case
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The lateral contact potential in the split-gate electrodes, Vc, determine the width of the
quantum wire, while the carrier density and current flow can be controlled by a gate
voltage, Vg, applied to the quantum wire, yielding charge modulation by the applied
bias, as shown in Figure 8(a). Figure 8(a) shows the charge-control characteristics of
device, which is defined as the relationship between the overall carrier density ns
(equation (7)) and the gate voltage. The charge-control relation essentially describes the
Figure 5.
(a) Self-consistent effective
potential profile,
Veff ðkxl; yÞ ¼ V ð yÞ;
(b) the corresponding
free electron density
distribution
nðkxl; yÞ ¼ nð yÞ
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Figure 6.
Schematic view of the
basic building for the
quantum wire transistor
SourceSplit-gate contact
2DEG
Drain
Gate
Note: The device is based on a split contact configuration
over a modulation-doped heterostructure
Figure 7.
(a) Potential profile Veff( y)
for different values of
contact voltage Vc;
(b) electron density
distribution in y-direction
for different values of Vc;
(c) peak value of the
electronic density n(x, y) as
a function of Vc; (d) overall
charge density within the
wire, ns, as a function of Vc
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ability of the gate contact to control the charge in the quantum wire channel. Once this
relation is known, it is straightforward to compute the C-V-dependence of the gate
voltage by using a quasi-static approach, explained in Section 2, in which the gate
capacitance per unit length is given by the total charge variation caused by a small
voltage change around a given bias point. Those C-V results are shown in Figure 8(b).
Figure 8.
(a) Charge modulation by
the applied bias, Vg, for the
quantum transistor wire
proposed in Figure 3;
(b) gate capacitance as a
function of the applied
bias, Vg; as usual, the
charge-control
relationship was depicted
for the actual bias voltage
Vg while a change of
variable is carried out to
plot the C-V relation as a
function of positive
voltages
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Results are encouraging, since both the charge-control as well as the C-V characteristics
obtained for our split-gate transistor were found to obey the same empirical relations,
based on power laws approximations, originally proposed by Jovanovic and Leburton
for a distinct yet closely related 1D device, a deep-mesa etched quantum wire transistor
( Jovanovic and Leburton, 1993). This similarity was expected by the authors ( Jovanovic
and Leburton, 1993) but was yet to be verified in the literature.
4. Conclusions
In this paper we presented a straightforward method to compute the electronic
concentration density n(x, y), obtained from the self-consistent solution of the 2D
Schro¨dinger and Poisson equations in a quantum wire system. The method was
implemented to calculate the potential profile and free electron concentration in
quantum wires generated by electrostatic confinement. The Schro¨dinger equation is
solved by the split operator method, while a relaxation method was used to solve the
nonlinear Poisson equation. The model was validated by comparison to previously
published results (Snider et al., 1990; Laux et al., 1988) and then applied to obtain the
charge-control model and C-V characteristics for a split-gate quantum wire transistor.
The calculation method for the electronic concentration density presented here is very
simple and it is crucial to significantly diminish the computational effort. From a
practical point of view the 2D problem is reduced to a much simpler problem, similar to
the unidimensional quantization case (Manzoli et al., 1998). Also, the numerical
formulation is not restricted to a specific device geometry and we believe that it can be
a useful general purpose tool to optimize the performance of quantum wire devices,
by providing useful design guidelines. Work is in progress to apply our model to novel
devices, recently demonstrated experimentally (Wensorra et al., 2009).
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